09/682,070 Mssel 07/17/2001




Fig 1 Single Node Hardware Architecture

09/682,070 Missel 07/17/2001




Fig 2
Data Flow In Microcontroller

09/682,070 Missel 07/12/200/





Fig 3
Anchitecture of Dain Storage Unit

09/682,070 Wissel 07/17/2001



09/632,076 Wissel 07/17/2001




Fig 5
Message Transmission in a Muhi-Hop Network

09/682,070 Missel 07/17/200/




Fig 6 Request Response Algorithm